

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG ,CPU-Memory	3,4
CPU-Power/CPU-GND	5,6
DDRIII DIMM1 & DDRIII DIMM2	7,8
LYNX-PCIE/DMI/CLK/USB20&30	9
LYNX-SATA/HOST/GPIO/VGA/CMOS	10
LYNX-SMB/LPC/AUDIO/RTC/SPI	11
LYNX-POWER/GND/Strap	12,13,14
PCIE1 (X16) Slot	15
AUDIO 892	16
LAN 1 - RTL8111G , LAN 2 - RTL8111G	17,18
HDMI Connector	19
DISPLAY Connector	20
DVI-I Connector	21
SATA Connector	22
MINI PCIE + BT + WIFI	23
USB 3.0 Connector	24
Rear I/O & USB2.0 Connector	25
SIO-NTC6779D/PS2	26
FAN Controllor	27
ATX F_Panel/EMI/TPM	28
ACPI Controller UPI	29
VRM12 .5 - UP1649	30
VRD12 UP6282 Driver IC 1 ~ 4	31
DDR POWER - UP1504S -2PHASE	32
PCH POWER - OP+MOS*2	33
ME POWER	34
Manual parts	35
Power Map	36
GPIO Map	37
Power Sequence	38
Revision History	39

MS-7851

Intel -SharkBay plamform Z87

MIN ITX

Ver: 1.0(17x17)

CPU:

Haswell LGA1150

System Chipset:

Lynx Point Z87

Onboard Chip:

HD Audio Codec:ALC892

LAN-RTL8111G

SIO:Nuvoton 6779D

Flash ROM: SPI 64 MB

Main Memory:

DDRIII (1066/1333/1600MHz) * 2 (Dual Channel)

ACPI:

UPI

PWM:

UP1649 4 Phase

Expansion Slots:

PCI Express (X16) Slot * 1

Other:

SATA3.0 x4(PCH)


REAL USB2.0 *2

FRONT USB2.0 *2




REAL USB3.0 *4

FRONT USB3.0 *2




MS-7851 Block Diagram



www.schematic-x.blogspot.com




Break-out:10mil width, 6 mil space
Other Area:10mil width, 15 mil space




MICRO-STAR INT'L CO.,LTD


MS-7851

Size Custom	Document Description CPU-CNTL/CLK/MISC	Rev 10
Date: Thursday, March 14, 2013		Sheet 3 of 39











+1.5V_DDR3-Decoupling



+CPU_VCCP-Decoupling









MICRO-STAR INT'L CO.,LTD			
MS-7851			
Size	Document Description	Rev	
Custom	CPU-Power	10	
Date: Thursday, March 14, 2013	Sheet	5	of 39



DDRIII DIMM_A0




UPI VOLTAGE CONSOLE



0x26:RH=18K,RL=13K







			MICRO-STAR INT'L CO.,LTD	
MS-7851				
Size	Document Description			Rev
Custom	DDR III DIMM 1			10
Date:	Thursday, March 14, 2013			Sheet 7 of 39


DDRIII DIMM_B0




Rev
10

Date: Thursday, March 14, 2013	Sheet 9 of 39
--------------------------------	---------------





$$(\text{Internal})\ 1.29A + (\text{External})\ 1.12A = 2.41A$$



VCC3	0.21A
3VA	0.015A
VBAT	6uA
3VSB	0.261A
VCC1_5	0.249A
PCH 1P05	5.747A

POWER


AG1 DT CRB0.7 VCC3 POWER

$$(\text{Internal}) \ 0.261A + (\text{External}) \ 0.261A = 0.532A$$

Backside for V14,U12,T16,V16
unstuff



PCH decoupling cap



MICRO-STAR INT'L CO.,LTD

MS-7851



Size Custom	Document Description LYNX-POWER	Rev 10
Date: Thursday, March 14, 2013		Sheet 12 of 39

11,28 SPKR << SPKR R448 X 8.2K/4 PCH_VCC3

Internal pull-DOWN

SPKR
Default Mode:
Internal weak Pull-down.

No Reboot Mode with TCO Disabled:
Connect to Vcc3_3 with 8.2k-10k Ohm weak pullup resistor.



10 PCH_GPIO55 >> PCH_GPIO55 R415 X 4.7K/4


Internal pull-up

GPIO55
Default Mode:
Internal pull-up.

Top Block Swap Mode:
Connect to ground with 4.7k Ohm weak pulldown resistor.

10 PCH_GPIO53 >> PCH_GPIO53 R36 X 1K/4

GPIO53
Connect to ground with 1k Ohm pull-down resistor.





Default (SPI):
Left both SATA1GP/GPIO19 and GPIO51 floating.
No pull up required.

Boot from PCI:
Connect SATA1GP/GPIO19 to ground with 1k Ohm pull-down resistor.
Leave GPIO51 Floating.

Boot from LPC:
Connect both SATA1GP/GPIO19 and GPIO51 to ground with 1k Ohm pull-down resistor.









BOOT DEVICE	GPIO51	GPIO19
LPC	0	0
SPI	1	1

Default



MICRO-STAR INT'L CO.,LTD		
MS-7851		
Size Custom	Document Description LYNX-Strap	Rev 10
Date: Thursday, March 14, 2013	Sheet 14 of 39	

Type A:
ALC898/892/887





MICRO-STAR INT'L CO.,LTD


MS-7851

Size Custom	Document Description AUDIO 892	Rev 10
Date: Thursday, March 14, 2013		Sheet 16 of 39



LAN Connector






Pin33: 4 via from top layer to GND layer and make the via at the center of IC.





30 Icc10 average operating supply current from1.0V
At 1Gbps with heavy network traffic 300mA




LAN Connector



Pin33: 4 via from top layer to GND layer and make the via at the center of IC.



HDMI level shifter



注意High/Low Detect

	"0"	"1"
DDC_EN	DDC level shifter disable	DDC level shifter enable
RT_EN#	Input 50 ohm termination resistor enable	the input termination ; resistors are set to high impedances
OE#	enable	the chip is power down and input termination resistors will be at high impedance.
HPD_SINK	disable	enable
DDCBUF_EN	For DDC level shifting configuration, please refer to Table.	
REXT		

	note
internal pull-up at ~500K ohm.	
internal pull-down at ~500K ohm.	
internal pull-down at ~200K ohm; 5V tolerant.	
internal pull-down at ~500K ohm.	
analog current generation.	

[DDC_EN, DDCBUF_EN, OE#]	DDC Passive Switch	DDC Active Buffer
1, 0, X	On	Off
1, 1, 0	Off	On
1, 1, 1	Off	Off
0, X, X	Off	Off

PC1, PC0		note
00	8 dB	internal pull-down at ~500K ohm.
01	4 dB	
10	12 dB	
11	0 dB	







Table 8-1. PCH PCI Express Tx/RX - HDMI Signal Mappings

Port	Digital Display Interface Differential Pairs	HDMI Signals	PCH Digital Display Interface Pins
Port B	DDSP_B_TX0_DN	TMDSP_DATA2#	DDPB_ON
	DDSP_B_TX0_DP	TMDSP_DATA2	DDPB_OP
	DDSP_B_TX1_DN	TMDSP_DATA1#	DDPB_1N
	DDSP_B_TX1_DP	TMDSP_DATA1	DDPB_1P
	DDSP_B_TX2_DN	TMDSP_DATA0#	DDPB_2N
	DDSP_B_TX2_DP	TMDSP_DATA0	DDPB_2P
	DDSP_B_TX3_DN	TMDSP_CLK#	DDPB_3N
	DDSP_B_TX3_DP	TMDSP_CLK	DDPB_3P
	DDPB_HPD	DDSP_B_HPD0	Hot plug detect used by HDMI Port B.
	SDVO_CTRLCLK	HDMI_CTRL_CLK	HDMI DDC lines for Port B
	SDVO_CTRLDATA	HDMI_CTRL_DATA	





MICRO-STAR INT'L CO.,LTD


MS-7851

Size	Document Description	Rev
Custom	HDMI Connector	10
Date: Thursday, March 14, 2013		Sheet 19 of 39



DP




DVI level shifter



PERICOM料號: B0B-411LS2C-P22.
PARADE料號: B0B-081010C-P97.



注意High/Low Detect



	"0"	"1"	note
DDC_EN	DDC level shifter disable	DDC level shifter enable	internal pull-up at ~500K ohm.
RT_EN#	Input 50 ohm termination resistor enable	the input termination ; resistors are set to high impedances	internal pull-down at ~500K ohm.
OE#	enable	the chip is power down and input termination resistors will be at high impedance.	internal pull-down at ~500K ohm.
HPD_SINK	disable	enable	internal pull-down at ~200K ohm; 5V tolerant.
DDCBUF_EN	For DDC level shifting configuration, please refer to Table.		internal pull-down at ~500K ohm.
REXT			analog current generation.

[DDC_EN, DDCBUF_EN, OE#]	DDC Passive Switch	DDC Active Buffer
1, 0, X	On	Off
1, 1, 0	Off	On
1, 1, 1	Off	Off
0, X, X	Off	Off

PC1, PC0		note
00	8 dB	internal pull-down at ~500K ohm.
01	4 dB	
10	12 dB	
11	0 dB	







Table 8-1. PCH PCI Express Tx/RX - HDMI Signal Mappings

Port	Digital Display Interface Differential Pairs	HDMI Signals	PCH Digital Display Interface Pins
Port B	DDSP_B_TX0_DN	TMDSB_DATA2#	DDPB_ON
	DDSP_B_TX0_DP	TMDSB_DATA2	DDPB_OP
	DDSP_B_TX1_DN	TMDSB_DATA1#	DDPB_1N
	DDSP_B_TX1_DP	TMDSB_DATA1	DDPB_1P
	DDSP_B_TX2_DN	TMDSB_DATA0#	DDPB_2N
	DDSP_B_TX2_DP	TMDSB_DATA0	DDPB_2P
	DDSP_B_TX3_DN	TMDSB_CLK#	DDPB_3N
	DDSP_B_TX3_DP	TMDSB_CLK	DDPB_3P
	DDPB_HPD	DDSP_B_HPD0	Hot plug detect used by HDMI Port B.
SDVO_CTRLCLK	HDMIb_CTRL_CLK	HDMI DDC lines for Port B	
SDVO_CTRLDATA	HDMIb_CTRL_DATA		



D-Sub



PLACE CLOSE TO VGA CONNECTOR,
WITHIN 750 MIL OF PIN



MICRO-STAR INT'L CO.,LTD



MS-7851

Size Custom	Document Description DVI-I Connector	Rev 10
Date: Thursday, March 14, 2013		Sheet 21 of 30

SATA port
Z87,H87:Port 0 ~ 5 are SATA 6G
B85: Port 0, 1, 2, 3 are SATA 6G
H81: Port 0, 1 are SATA 6G
B85,H81: Port 4,5 are SATA 3G



SATA 6G PORT 0,1

3.0 BLACK



SATA 6G PORT 2,3

3.0 BLACK






MICRO-STAR INT'L CO.,LTD





MS-7851

Size	Document Description	Rev
Custom	SATA Connector	10
Date: Thursday, March 14, 2013	Sheet 22 of 39	









Mini PCIE SHORT CARD



Front USB 3.0





Rear USB 3.0





FAN-COUNTROL CIRCUIT

CPUFAN TYPE E



SYSTEM FAN1 (PWM MODE)




MICRO-STAR INT'L CO.,LTD


MS-7851

Size	Document Description	Rev
Custom	FAN Control	10
Date:	Thursday, March 14, 2013	Sheet 27 of 39


ATX POWER CONNECTOR




LED (for Fintek NTC6779D)




5VCC leakage from ATXPGD




FRONT PANNEL



5VDIMM FOR DDR




PS2 Power




3VSB

3.041A




3VA

20mA




```
For power 700W solution (only for uP7501+uP7506 for 3VSB solution)
The power supply VCC3 delay 12ms after VCC5 assert.
The chip U7501 5VDRV1 work when the VCC5 ready
(When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but
VCC3 not ready and let the 3VSB sequence fail.
```



GPI013 from PCH

TO ALL PCIE SLOT RESET#





```
PCIE _SLOT_RESET_N
from SIO RESET_BUS2
```





MICRO-STAR INT'L CO.,LTD

MS-7851

Size Custom	Document Description ACPI controller UPI	Rev 10
Date: Thursday, March 14, 2013		Sheet 29 of 39




0x20:RH=10K,RL=OPEN						
ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%





MS-7851

Size Custom	Document Description VRM12.5 - UP1649	Rev 10
Date: Thursday, March 14, 2013		Sheet 30 of 39



$R_{320}=14K\ ohm$





Size Custom	Document Description DDR POWER - UP1504S -2PHASE	Rev 10
Date: Thursday, March 14, 2013	Sheet 32 of 39	

PCH Power:1.05V
PCH Core 6A



Iripple=1.80A
5*1=5A>1.80A
Iout ripple = 5A

PCH Power:3.3V

0.133A



VCC1_5_CTRL_INPUT:
0:1P05V low or S3 low
1:1P05V HIGH and S3 HIGH





PCH Power:1.5V

PCH: 0.35A


PCH_1P5
I_{max}: 0.35A

VCC1_5_CTRL_INPUT:
0:1P05V low or S3 low
1:1P05V HIGH and S3 HIGH




0.35A

VCC1_5_CTRL_INPUT:
0:1P05V low or S3 low
1:1P05V HIGH and S3 HIGH




C318,C323,R378,C313,C314,C333,R366 for H87 un stuff
Z87 only stuff R354

SLP_A




ME Power Control



+1.05V_ME(VCCIO_ME)



PCH_MEPWROK




+3.3V_ME



For INTEL ME BUG

Z87->Stuff R654
H87 - B85->Stuff R653




MICRO-STAR INT'L CO.,LTD

MS-7851



Size	Document Description	Rev
Custom	ME POWER	10
Date: Thursday, March 14, 2013	Sheet 34 of 39	



PD0-078510A-E48, 競華, 23, 寶安恩斯邁廠(MSIS)



HEATSINK




SPI OPT.




H87 OPT.




B85 OPT.



Simulation




Optical Fiducial Marks-120



Power Delivery


Slot




MICRO-STAR INT'L CO.,LTD

MS-7851

Size Custom	Document Description Power Map	Rev 10
Date: Thursday, March 14, 2013	Sheet 36 of 39	



SB_WAKE#



EUP Disable
S4/S5 --> support PS2/PCIE Wake
S3 -->support PS2/USB/PCIE Wake

EUP Enable
S4/S5 -->not support any Wake
S3 -->support PS2/USB/PCIE Wake

GPIO13

SIO_PME#

PME#

SIO-NTC6779D

GP70 DSW_EN
GP71 ME_DIS#
GP72 USB_MODE
GP73 WDT#
GP25 AMDPWR_EN
GP36 mSATA_MINI_EN

For BIOS use



MICRO-STAR INT'L CO.,LTD

MS-7851

Size Custom	Document Description GPIO MAP	Rev 10
Date: Thursday, March 14, 2013		
Sheet 37 of 39		

(G3)DS5 ---> S0


VCCRTC (MB-->PCH)
RTCRST# (MB-->PCH)
SYS3VSB_OFF (By SIO)

UP0104S 3VSB (By ATX_5VSB)
RSMRST# (By SIO to PCH) (SIO delay 200ms-300ms as VSB arrives at 3.033V)
up: 3.033V down:2.882V
PWRBTIN# (to SIO to PCH) (CP Internal 16ms debounce)
SLP_S5# (By PCH to ???)
SLP_S4# (By PCH to SIO)
SLP_S3# (By PCH to SIO)
PSON# (as S3) (By SIO to PS) (SIO delay 80ns By SLP_S3#)
12V/5V/3V (By PS to MB) (12/5V --->3V <=20ms)
uP7501 5VDRV1 (By S3 & S4 & 5V) (UP7501 delay 6ms-10ms)
uP7501 5VDIMM (By 5VDRV1)
uP1504 VCC_DDR (By 5VDIMM)
uP0109 VTT_DDR (By 5V & VCC_DDR to CPU)
OP+MOS*2 PCH_1P05 (by SLP_S3# & 12V & VCC_DDR)
UP7534 PCH_VCC3 (by SLP_S3# & PCH_1P05)
OP+MOS PCH_1P5 (by SLP_S3#)
VR_EN (By 12V & SLP_S3# & PCH_1P05)
VBOOT (1.7V) (By VR_EN<=5ms)
VRM_PGD (VR12.5 to PCH) (By VBOOT Ready <=100us)
ATX_PWR_OK (By PS to SIO 12V/5V/3V Delay 100ms-500ms)
CHIP_PGD(SIO_ATXOK)(SIO to PCH)(By ATX_PWR_OK & 3.3V<~2.83V) (delay 300~500ms)
MEM_PWRGD (By PCH to CPU) (as CHIP_PGD & VR_READY) (CPU: 1ms min)
BCLK (as CHIP_PGD)
CPUPWROK (PCH to CPU) (By BCLK) MIN 1ms MAX :100ms
VCCIO_OUT & VCOMP_OUT (By CPUPWROK)
SVID (VR12 to CPU) (By VR_EN Ready (>Vih)) (CPUPWROK之後delay500us output SVID)
UP1649 VCCP
VIDALERT# (By SVID Ready)
PLTRST# (PCH to CPU) (By PCH to CPU/SIO) (CPUPWROK to PLTRST 5ms max)
CPURST# (PCH to CPU) (By PLTRST#)
DMI#

MS-7851-0A to 1.0 Modify history

- 1. Remove TPM connect .
- 2. Add COM port .
- 3. Remove C85,C88,R113,R133,R123,Q12,Q53 .
- 4. LANl_USB 3.0 TX0 TX1 change .
- 5. Change Q20 to "D03-3057L19-N03" for PCH power 1.5V .
- 6. Add R224 for PCH_PWRGD .
- 7. Q12 change to 2N7002 for CHIP_PWRGD .
- 8. Remove C171,168,165,177,181,184,188,EC8 for power solution .
- 9. Add R113,123 to DDR function.
- 10. Change D18 for SMBUS EMI solution .
- 11. Add R223 for GPIO37 .
- 12. HDMI levlshift change to NXP3360 .
- 13. Q53 change to 3904 .
- 14. Add OC#1 & OC#5 to from USB.
- 15. Remove +1P05_ME one 22u output cap .
- 16. Add 4.7u CL43~46 for surge improvement .

Model	Sample BOM	chipset	Market Name
MS-7851 0A OPT:A	601-7851-A10	H87 chipset	H87-G51
MS-7851 0A OPT:B	601-7851-A20	Z87 chipset	Z87-G51



MICRO-STAR INT'L CO.,LTD		
MS-7851		
Size Custom	Document Description Revision History	Rev 10
Date: Thursday, March 14, 2013		Sheet 39 of 39